In this paper, we propose a new architecture of non-volatile Flip-Flop based on ReRAM unipolar resistive memory element (RNVFF). This architecture is proposed in the context of power-down applications. Flip-Flop content is saved into ReRAM memory cell before power-down and restored after power-up. To simulate such a structure a compact model of unipolar ReRAM was developed and calibrated on best in class literature data. The architecture of the RNVFF, based on the insertion of a non-volatile memory block before a master-slave Flip-Flop, is detailed. The save and restore processes are described from the succession of four operating modes (normal, save, read, reset) needed by the save and restore processes. Finally, the structure is fully validated through electrical simulations, when the data to save is either '0' or '1'.
INTRODUCTION
A major challenge in nomad applications is the reduction of power consumption. The mainstream of power reduction is driven since many years by transistor downscaling and concomitant voltage reduction. A side effect of this reduction is the increase of leakage current in subthreshold regime with more than 40% of active mode energy dissipation due to power leakage 1 2 of idle transistors. To overcome this issue, solutions based on process changes have been proposed such as high-oxide associated with a metal gate. 3 Another well-known solution to save power is to power-down sub-circuits of System on Chip (SoC) during idle state. However, when sub-circuits are powered-down, the data saved in the Flip-Flops are lost with a subsequent high power budget required for saving/restoring their contents together with sub-threshold leakage current.
Numerous design solutions have been proposed to maintain Flip-Flop contents such as multi-threshold voltages MOS transistors used with power gating techniques. 4 The basic principle to save the Flip-Flop's content during power-down relies on a retention circuit also known as balloon circuit. 5 The scheme of a retention Flip-Flop with balloon latch is reproduced in Figure 1 . 5 Using this technique, the master-slave Flip-Flop is connected either to virtual ground or V DD while a balloon latch is connected to real ground and V DD . During power-down, the data of the slave latch in the Flip-Flop is memorized in the balloon latch while the Flip-Flop is disconnected from the ground or V DD thanks to a switch inserted between the real and the virtual ground line.
The integration of Non-Volatile Flip-Flop (NVFF) in SoC may also be a solution to lower power consumption. The recent emergence of innovative low voltage memory concepts paves the way for novel NVFF solutions as already demonstrated with either ferroelectric FeRAM 6 7 or magneto-resistive MRAM 8-10 memories and recently with bipolar memristive devices. 11 Figure 2 depicts FeRAM-based NVFF 7 solution, in which a nonvolatile back-up module based on the insertion of two FeRAM memory cells is used to save and restore the Flip-Flop content during power-down. This back-up module is connected to the output of the slave stage of the Flip-Flop. The MRAM-based solution 8 illustrated in Figure 3 is based on the insertion of two MRAM cells in the master stage of the Flip-Flop. Here again, the modified non-volatile master stage enables storing data during the power-down phase. Even if both technologies are compatible with CMOS standard processes, they rely either on complex stack of magnetic layers for MRAM or on a high temperature crystallization ferroelectric oxide for FeRAM.
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Portal et al. Fig. 1 . Architecture of a classical balloon latch used with power-gating technique (redrawn from [5] ).
The main purpose of this paper is to show how emerging memory concept relying on unipolar resistive switching (namely ReRAM standing for Resistive Random Access Memory) may also represent an interesting solution for implementation in NVFF (RNVFF for ReRAM NVFF). This solution could benefit from the good compatibility between ReRAM and CMOS technologies. The paper is organized as follows. Section 2 is dedicated to unipolar ReRAM physical model description and its calibration on best in class literature data. In Section 3, the save/restore processes of RNVFF are detailed together with the architecture of the Flip-Flop. Section 4 presents simulation results that validate the efficiency of the solution. Finally, Section 5 gives concluding remarks.
UNIPOLAR ReRAM PHYSICAL MODEL OVERVIEW

Introduction
NiO-based unipolar resistive switching device (ReRAM) is a good candidate for distributed memory applications due to its simple MIM (metal/Insulator/metal) structure, good compatibility with standard CMOS processes, low operating voltage (i.e., below 1 V in Ref. [12] ) and fast programming time (i.e., in the sub-10 ns range in Ref. [13] ). For the particular class of ReRAM devices relying on thermochemical mechanisms, the memory effect is due to creation/destruction of conductive filaments (CF) within the oxide providing two resistive states named low resistance state (LRS) and high resistance state (HRS). In unipolar ReRAM, the same voltage polarity enables switching either from HRS to LRS (set) and from LRS to HRS (reset). The main drawback is the "electroforming" stage required to create initial CFs within a virgin dielectric oxide. In fact, this process requiring a higher voltage compared to set and reset voltages could be a strong issue when embedding ReRAM in CMOS logic. However, recent works have proposed technological solutions that enable reducing forming voltages to the level of set voltage, paving the way toward "forming-free" devices. 14 
Unipolar ReRAM Physical Model Description
The proposed RNVFF circuit relies on a compact model accounting for both set and reset operations in NiO-based unipolar resistive switching devices. 15 The initial physical model takes into account two mechanisms: redox reactions (i.e., electrochemical oxidation/reduction processes) and thermal diffusion. Set operation is governed by a local reduction process leading to the creation of CFs, whereas Portal et al.
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reset operation involves both oxidation reaction and thermal diffusion. Nevertheless, considering involved activation energies, the oxidation mechanism may be neglected, the diffusion process mainly governing the reset operation. The description of set and reset operations relies on a self-consistent kinetics equation (Eq. (1)) linking diffusion and reduction velocities diff and red respectively to the dimensionless concentration of metallic species C Ni .
The local diffusion velocity diff (Eq. (2)) of the metallic species explains the thermal rupture of CF during reset operation. 16 In Eq. (2), E a is the activation energy governing the thermally-assisted exodiffusion of metallic species, k diff is the thermal diffusion rate and T CF represents the temperature of CF:
Besides, Eq. (3) gives a simplified expression of the reduction velocity red (expressed by classical Butler-Volmer equation 17 ), in which is the asymmetry factor, k 0 is the reaction rate, E 0 is the free energy of the reaction at equilibrium, V Cell is the applied voltage and T Ox is the oxide temperature:
In Eq. (2), the local CF temperature T CF x in x direction increases along with the applied voltage (V Cell due to Joule effect as described in Eq. (4). In this latter equation, CF is the CF conductivity, K th is the CF thermal conductivity, t Ox is the oxide thickness and T amb is ambient temperature. Solving the 1D heat equation, the CF temperature is given by: [18] Simu. this work 
Symbols: [12] Lines: Simulations Fig. 4 . Experimental I(V) characteristics measured on a NiO-based memory structure reported in (a) [18] , (b) [19] , and (c) [12] and corresponding simulations using the presented ReRAM physical model. Finally, it must be underlined that the present physical model enables continuously accounting for both creation (set) and destruction (reset) of conductive filaments. This numerical feature is a key point for a model dedicated to be implemented in computer-aided design tools.
ReRAM Model Calibration and Model Card Extraction
Before simulating circuits integrating ReRAM devices, the physical model was confronted to quasi-static and dynamic I(V) characteristics measured on actual devices. 12 18 19 Figure 4 shows quasi-static set and reset I(V) characteristics measured on NiO-based memory elements by several authors. 12 18 19 The physical model shows an excellent agreement with experimental data for both set and reset operations, which demonstrates its flexibility to match electrical data reported on various technologies. Moreover, Figure 5 reports experimental and simulated evolutions of reset current I reset as a function of the maximum current I SetMax used in preceding set operation. 20 The proposed model well catches the universal I reset = f I SetMax trend observed on various NiO-based technologies and confirms the scalability of the reset current. 20 Besides, as reported in Ref. [15] , the model is also able to fit the evolution of programming voltages along with ramp speed to describe the dynamic behavior of memory elements.
Among I(V) characteristics shown in Figure 4 , data published by Kim et al. 12 exhibiting switching voltages compatible with 65 nm CMOS technology V DD (Fig. 4(c) ) are selected to extract the model card for design purpose. This latter model card also fulfilled the condition of achieving set and reset operations in 10 ns under 1.2 V bias are reported in Ref. [13] . 
RNVFF ARCHITECTURE WITH SAVE/RESTORE PROCESS DESCRIPTION
Introduction
In power-down applications, Flip-Flop with non-volatile capability might be an alternative solution to power gating technique. The architecture of the non-volatile Flip-Flop is presented in Section 3.2, while the different operating phases of the save and restore processes are described in Section 3.3. 
RNVFF Architecture
Proposed RNVFF solution relies on the implementation of a non-volatile memory (NVM) block connected to the input of a conventional master-slave Flip-Flop. As illustrated Figure 6 the NVM block is composed of routing components (input tri-states inverters and output multiplexer). In between lies a branch that connects a central point (MEM) to V DD through two serial PMOS (MP1 and MP2) on one hand and to ground through a ReRAM memory cell on the other hand. It has to be noticed that the area of this latter branch is reduced since ReRAM element may be processed It is worth noting that in most of SoC, Flip-Flops integrate a scan test feature with a multiplexer on their input. Therefore the multiplexer of the NVM block could be mixed with the scan -multiplexer to introduce a minimal delay overhead. To summarize, the structure of the NVM block is very simple with two routing elements (input tri-states inverter and output multiplexer) and a branch with two transistors and one ReRAM element (i.e., 2T/1R structure). Considering that the output multiplexer may be mixed with a scan Portal et al. multiplexer, the area overhead introduced by the structure is one tri-states inverter and a 2T/1R branch. Fig. 11 . Chronograms of control signals and V DD during the save and restore processes using a RNVFF.
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Save and Restore Processes Description
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After power-up, a read mode is mandatory to restore Flip-Flop content. Active path in read operating mode is illustrated in Figure 9 . In this mode, the output multiplexer (READ_EN = '0') enables connecting the MEM In contrast, if the MEM voltage is closed to V DD , a '1' is restored in the Flip-Flop. MP2 is introduced in the branch to limit the voltage on the node MEM when close to V DD in order to initiate the switching of the ReRAM cell to a HRS state during the read mode, if needed (ReRAM cell in a LRS state).
Active paths of the reset operating mode are illustrated in Figure 10 . In this mode, the Flip-Flop works again in a conventional way thanks to the output multiplexer that connects the input (IN) of the structure to the input of the Flip-Flop (READ_EN = '1'). Doing so, the ReRAM cell is isolated from the rest of the circuit and can turn back to a HRS state, if needed, thanks to the application of a voltage close to V DD through MP1 (turned-on with RESET_EN = '0') and MP2. When RESET_EN = '1', the reset process is stopped and the whole structure turns back to a normal operating mode.
Conclusion
In conclusion, it is important to note that the standard functionality of the Flip-Flop is guaranteed in all modes, except during read mode. Moreover, the ReRAM state is HRS in all modes when the content to save is '1' with a minimal leakage current consumption. When the content to save is '0' then the current consumption is restricted to the save, read and reset modes with the switching of the ReRAM cell from HRS to LRS and respectively from LRS to HRS. It is also important to underline that no biasing is necessary during power-off to preserve ReRAM state.
RNVFF SIMULATION RESULTS
To validate the RNVFF functionality, the full structure is simulated under electrical simulator using a low power CMOS 65 nm design kit and the unipolar ReRAM compact model fitted on best in class literature data. V DD is nominal for the technology and set to 1.2 V during all operating modes except during power-off where it is set to 0 V. All operating modes are simulated for input values of '1' and '0'. MP2 has a minimal length (L = 0.06 m) and a double width (W = 0 24 m) and MP1 has minimal dimensions (L = 0 06 m and W = 0 12 m). The tri-states inverter is composed of NMOS and PMOS transistors with a double length (L = 0 12 m) to limit current during set process and standard width (W PMOS = 0 15 m, W NMOS = 0 12 m). The output multiplexer and the Flip-Flop are standard-cells from the library. Figure 11 presents the chronograms of V DD and control signals, i.e., SAVE_EN, READ_EN and RESET_EN. During the full simulation time of 35 ns, all operating modes are successively simulated, i.e., normal mode, save mode, power-off, read mode, reset mode and again normal mode. Figure 12 shows the chronograms of the input (IN) , the Flip-Flop input (D) and the current through the ReRAM cell (I ReRAM to save and restore a logic '0'. As described in the previous section, the ReRAM is set during the save mode with a current of 12 A during 2 ns. During the read and reset modes, the ReRAM is reset during 5 ns with a current decreasing from 9 A to 0 A. During the read mode, the input IN is set to '1' while the read process forces a '0' value at the input D of the Flip-Flop, validating successfully the save and restore processes for a data equal to '0'. Figure 13 shows the chronograms of the input (IN) , the Flip-Flop input (D) and the current through the ReRAM cell (I ReRAM to save and restore a logic '1'. As previously described, the ReRAM cell remains in HRS during the save mode with a current below 0.1 A during 2 ns. During the read and reset modes, the ReRAM cell remains in HRS during 5 ns with a current decreasing from 0.4 A to 0 A. During the read mode, the input IN is set to '0' while the read process enforces a '1' value at the input D of the Flip-Flop, validating successfully the save and restore processes of a data equal to '1'.
In conclusion, the simulation results validate successfully the functionality of the RNVFF in all operating modes. The simulation also demonstrates that the current consumption of this structure is restricted to the save and restore processes of a logic '0'. Indeed, the ReRAM cell remains always in HRS, when the data to save and restore is equal to '1'.
CONCLUSION
In this paper, a new architecture of non-volatile Flip-Flop based on unipolar Resistive RAM is proposed. This latter architecture is dedicated to power-down applications, in which the content of the Flip-Flop is saved as resistance states in a ReRAM device before power-down and restored after power-up. The overall save and restore processes are detailed together with the architecture of the proposed structure. One may notice that this architecture relies on a non-volatile memory block inserted at the front of a Flip-Flop. The first advantage of such a structure is a better compatibility between the ReRAM memory element and the CMOS level as compared to MRAM or FeRAMbased solutions. Moreover, the use of such a structure does not require any biasing during power-off in comparison to retention Flip-Flop employing a balloon latch. Another point to underline is the low power consumption during all operating modes, except when the cell is set or reset (corresponding to save and read/reset of a '0' content). Finally, the full structure is successfully validated with electrical simulation using a 65 nm CMOS design kit and the unipolar compact model calibrated on best in class data from the literature.
